IEEE Workshop on VLSI Signal Processing Performance Analysis of Mixed Asynchronous Synchronous Systems
نویسندگان
چکیده
The paper is concerned with the timing analysis of a class digital systems we call mixed asynchronous{synchronous systems. In such a system, each computation module is either synchronous (i.e. clocked) or asynchronous (i.e. selftimed). The communication between modules is assumed to be selftimed for all modules. We introduce a graph model called MASS for describing the timing behaviour of such architectures. The graph contains two kinds of nodes, synchronous and asynchronous nodes. The operation model of a MASS is similar to that of a timed marked graph, however, additional schedule constraints are imposed on synchronous nodes: A synchronous node can only re at ticks of its local module clock. We analyze the behaviour of MASS, in particular period, periodicity and maximal throughput rate.
منابع مشابه
Performance analysis and optimization of mixed asynchronous synchronous systems
This paper deals with the system-level performance analysis and optimization of a class of digital systems we call mixed asynchronous-synchronous systems. In such a system, each computation module is either synchronous or asynchronous. The communication between all the modules is assumed to be data-driven. In order to adequately describe the timing of such architectures, we introduce a graph mo...
متن کاملPausible clocking-based heterogeneous systems
This paper describes a novel communication scheme, which is guaranteed to be free of synchronization failures, amongst multiple synchronous and asynchronous modules operating independently. In this scheme, communication between every pair of modules is done through an asynchronous FIFO channel; communication between a module and the FIFO is done using a request/acknowledge handshaking. Synchron...
متن کاملDS/CDMA signature sequences based on PR-QMF banks
In this paper, we propose two classes of multivalued signature sequences for direct sequence code division multiple access (DS/CDMA) systems. The proposed classes are obtained from the coefficients of the subbands of perfect reconstruction quadrature mirror filterbanks (PR-QMF). The first and second classes are derived from the tree and lattice structure PR-QMF banks, respectively, and they bot...
متن کاملAsynchronous Layered Interface of Multimedia SoCs for Multiple Outstanding Transactions
In this paper, a novel asynchronous layered interface for a high performance on-chip bus is designed in a Globally Asynchronous Locally Synchronous (GALS) style. The proposed asynchronous layered interface with distributed and modularized control units supports multiple outstanding in-order/out-of-order transactions to achieve high performance. In the layered architecture, extension of an async...
متن کاملAsynchronous VLSI Design: An overview
An asynchronous circuit, or self-timed circuit, is a sequential digital logic circuit which is not enabled by a global clock signal. Instead of that, they often use signals that indicate completion of operations and instructions, specified by handshaking or simple data transfer protocols. This type is contrasted with a synchronous logic circuit where changes to the output signal values are trig...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1994